Abstract-Silicon Carbide (SiC) MOSFETs offer rapid switching and low on-state voltages. Connecting SiC MOSFETs in series will enable high voltage high frequency applications. Nonetheless, the output capacitances of SiC MOSFETs are often found to ring with the significant stray inductance inevitably found in circuits with series connected devices. The active voltage control gate drive method is used here to clamp the MOSFET voltages to ensure low and stable overshoot voltages, good voltage balancement and a near ideal turn on. It is concluded that SiC MOSFETs and SiC diodes may be connected in series with significant advantages compared to Silicon (Si) IGBTs and Si diode technologies, and the benefits may be realized with the use of active voltage control.
INTRODUCTION
Medium voltage applications include many systems operating in excess of 5kV, and the series connection of SiC devices is an attractive option [1] . The connection of devices in series unavoidably increases the stray inductance in the loop, which is contrary to the minimisation of stray inductance typical of low-loss SiC circuits [2] . Some of these applications demand high currents as well as high switching frequencies, with as few additional power components as possible to reduce volume and to increase reliability. Therefore methods to avoid passive voltage balancing circuits [3] are greatly preferred. The stray inductance unavoidable in the series connection may produce serious ringing at turn off due to its interaction with the SiC MOSFET capacitance. A further concern with SiC MOSFETs connected in series is the need for voltage balancement between the series devices as no two devices or gate drivers can be identical. The use of Active Voltage Control with Si IGBTs was found to achieve good turn off, voltage balancement and safe turn on [1] [2] [3] . The Si IGBT and the SiC MOSFET share a number of similarities, yet the MOSFET has no conductivity modulation and stored charge related to it. Therefore it is able to switch without long delays or a current tail. The modifications required to the active voltage control method for use with SiC MOSFETs are described in this paper and the performance is explored experimentally. Turn on of the series string is assisted by the use of SiC diodes with negligible recovery time, resulting in an almost ideal turn on.
II. BACKGROUND

A. Connection of Devices in Series
Electronically clamping the voltage across each SiC MOSFET, via the gate has few disadvantages regarding reliability or the addition of passive components, but the desired switching rate of the SiC MOSFET puts significant demands on the design of the circuit for high voltage, wide bandwidth voltage measurement and stability of the gate driver feedback loop. Here we implement an Overshoot Voltage Clamp to reduce the voltage overshoot and ringing, Fig. 1 ; an initial voltage demand and clamp to get the devices synchronised and active prior to turn off (Pre-conditioning); a voltage clamp shortly after turn off to balance the voltages such that the voltage sharing at turn on is near perfect (Temporary Clamp).
B. SiC MOSFETs versus Si IGBTs.
The SiC MOSFET has various attractions, but the controllability is rarely mentioned, with the emphasis being on rapid switching (low input capacitance), low on-state and EPSRC UK "High current module and technologies for HVDC".
978-1-4673-7885-7/15/$31.00 ©2015 IEEEswitching losses and so on according to the familiar radar plot. Reference [4] considers these aspects in detail. Some important parameters of a commercially available SiC MOSFET are compared to those for a Si IGBT and a Si MOSFET of similar ratings in Table I . The effective on-state resistance of the SiC MOSFET is inevitably comparable to the Si IGBT at rated current. However, the transconductance of the SiC MOSFET at rated current is much lower than that of either the Si MOSFET or IGBT. The input capacitance of the SiC MOSFET is modest and comparable to that of the Si IGBT.
At turn on the Si IGBT takes time to achieve the on state following the main voltage fall. It does not have a slow turn on in terms of delay time or rise time, Table I . Table I also shows that the turn on loss of the SiC MOSFET is higher than the Si IGBT (0.5mJ compared to 0.1mJ respectively). Assuming linear losses with current magnitude makes the ratio 0.5 to 0.2. The SiC MOSFET input capacitance is comparable to that of the Si IGBT but its threshold voltage is much lower. With its lower transconductance the gate voltage has to sweep a large range to take up the full load current.
At turn off, the SiC MOSFET has a small turn-off delay compared to the Si IGBT. In the Si IGBT, the stored charge under the gate has to be displaced before turn off can proceed [5] . In contrast, the turn off in the SiC MOSFET is the reverse of turn on. The fall time in both is remarkably similar but the Si IGBT also has a low but significant current tail contributing to its losses. Taking turn on and turn off losses together, scaling for the current, the results are 1.44mJ and 0.9mJ. The Si IGBT is rated for 175 C operation, compared to the SiC MOSFET temperature rating of 200 C. Calculated from the application note [6] The SiC MOSFET that has no avalanche rating. The voltage rating and preserving margin is of utmost importance. The characteristics of MOSFET switching can also lead to severe voltage oscillations, which are highly undesirable in the series connection as it leads to current flows through the many capacitive coupled dc voltage isolated parts, such as the gate drives, found in the series application. Si IGBT switching suffers very little from this as a consequence of having the small tail current, which simply implies the IGBT is acting as a low value resistor in series with a high value capacitance [7] .
C. The Active Voltage Control (AVC) Gate Drive
The AVC gate drives used here with the SiC MOSFETs are a variant of the AVC gate drives used for Si IGBTs connected in series, Fig. 2 [8] . As the MOSFET is a voltage controlled device, with no conductivity modulation, the expectation is that closed loop control will not suffer from delays other than those related to charging and discharging the device capacitances. In particular the functions of voltage clamping and preconditioning can be used here. Control in the voltage ramp stages is not necessary, as the device behaviour during rapid changes in voltage is dominated by the reverse transfer capacitance (Miller capacitances) and gate current. The fast switching of the SiC MOSFET requires a wide bandwidth feedback system and gain stage. This is within the capabilities of a few Op-Amps, although the high gate voltage required limits the range of suitable Op-Amps.
III. EXPERIMENTAL METHOD
Two 1200V, 40A SiC MOSFETs made by ST (SCT30N120) are connected in series. The power circuit is a boost converter operated according to the double pulse method. The SiC freewheel diodes are Infineon IDH15S120, two in parallel, two in series.
The structure of the output current amplifying stage of the AVC gate drive is an emitter follower topology using BJTs. The BJTs (FZT851 and FZT951) are driven by a buffer driver BUF634. The output voltage range of the AVC gate drives is approximately -13.5 V to +13.5 V. The external gate resistor R G used here is 100 for both SiC MOSFET turn-on and turn- off. This is much larger than that used in the datasheet tests, but gives a reasonable gate time constant. With active gate control, the feedback loop may become oscillatory. A high gate time constant is a simple way to stabilize the loop. The reference is easily changed as it is coded into the FPGA on each board. The FPGA is clocked at 50MHz, meaning the maximum asynchronous error between the two gate drives will be 20ns.
IV. RESULTS
Figs. 3 and 4 shows the 'Uncontrolled Switching' results. The delay time is approximately 120ns, compared to 45ns in the datasheet. The voltage rises at a rate of 4000V/μs (Fig. 4) , a peak current fall rate of 250A/μs. The voltage sharing varies between the two extremes shown in Figs. 3 and 4 noting that the MOSFET voltage oscillations are always in phase. The MOSFET gate voltage (lower MOSFET) shows an extreme magnitude of ringing, which is not perfectly in phase. In Fig. 3 the voltages are shared far from equally, with around 50% difference appearing, with a peak overshoot of 200V. This can be directly attributed to the difference in the delay time of around 20ns. In Fig. 4 the voltage sharing is poor, but reversed, with around a 10ns difference in delay. The voltage ringing takes around 1μs to decay and once the ringing has decayed away, the voltage sharing remains set at the value immediately following the ringing, and the voltage difference does not decay noticeably even over very long periods. The ringing is seen in the current waveform and seems to be independent of the voltage sharing. When the MOSFET voltages are balanced, the switching losses can be estimated as 0.34mJ from measurement on the oscilloscope and by estimation from the waveforms. In the case of Fig. 3 the switching losses are approximately in the same ratio as the peak voltages, with a serious imbalance.
The sustained imbalance in the voltages that sometimes occurs will cause difficulties at turn on. Imposing a temporary active clamp on the waveform after 2μs returns the SiC MOSFETS to a balanced voltage sharing state, Fig. 5 . The active clamp in this case also imposes a preconditioning step on the turn off, in an attempt to reduce differences in the delay times of the two MOSFETs. The step is a very low value as seen in Fig. 5 . The gate waveform shows that it has fallen from the overdrive voltage to a plateau voltage of 10 V where the operation is held until the final turn off with an uncontrolled dv/dt. The voltage rise and current fall are similar to those in Figs. 3 and 4 , as no additional control is exercised during the voltage rise and current fall. The ringing and the voltage overshoot are also similar and the ringing on the gate voltage is also as found earlier. Fig. 5 shows a voltage imbalance with voltage V DS1 highest. Fig. 6 shows the detailed switching with voltage V DS2 highest. The traces vary between these two extremes. It is noted that the extremes in variation are less with the preconditioning step than without it, noting a larger difference is seen in Fig. 3 .
The complete turn off process is shown in Fig. 7 . The active clamp is out of the range when switching, but the clamp is imposed to bring the voltages back together after around 2μs, and the gate voltage is seen to rise rapidly to around the gate threshold value of 2V, which forces the higher MOSFET voltage back to its reference value, lifting the other MOSFET voltage. At around 7μs into the turn off process, the clamp is once more removed and the gate voltage returns to the fully and secure negative off state value. The MOSFET voltages stay together when the clamp is removed.
Reducing the overshoot clamp setting further reduces the difference in the voltages across the MOSFETs, Figs. 8 and 9 . The maximum imbalance found in the MOSFET voltages is shown in Fig. 9 . The ringing seen in the gate voltage is also significantly reduced. The complete turn off process is seen in Fig, 10 . The maximum overshoot voltage, Fig. 9 , is found to be 130V. With the overshoot voltage clamped, the peak di/dt is reduced to 153A/μs and the peak dv/dt is also reduced to 3100V/μs. The switching losses are 0.32mJ for the worst of the two MOSFET voltage waveforms in Fig. 8 . Repeating the reduction in the overshoot clamp voltage setting gives the waveforms shown in Figs. 11-13. Using Fig.  11 , it can be inferred from the rise in the gate voltage during the overshoot that the lower MOSFET is subject to overshoot clamping, as well as the upper MOSFET. The maximum overshoot is clamped to 65V. Clamping both the upper and lower MOSFETs reduces the magnitude of the MOSFET voltage ringing and this is reflected in the much reduced gate voltage ringing. The MOSFET peak voltages reached are largely fixed, despite variations in the delay time, Fig. 12 . The divergence in voltage appears after the first overshoot cycle, and always in the same direction, despite which MOSFET voltage was leading the rise time. The gate voltage remains around the threshold voltage for the clamping period, but drops when the clamp period is over, Fig. 13 . The difference in the MOSFET voltages is small by the end of the clamp period. 
V. DISCUSSION
The closed-loop active voltage control gate drive that was previously developed for Si IGBT control was improved for use with SiC MOSFETs. Many of the latest Op-Amps are low voltage and difficult to use in a gate drive for SiC MOSFETs [9] . Here we are using less than rated current due to the limitation of 13.5V at the gate.
In particular, using the active feedback for the temporary clamp and limit clamp reference presents no problems. The preconditioning step is at full current so the value of the reference has to take into account the gate threshold voltage and g FS of the SiC MOSFETs. This is a reasonable expectation of the FPGA implementation. The preconditioning step made a small improvement in the timings. A following error during the overshoot clamp is not very important, as the overshoot voltage is likely to be significantly lower than the peak voltage rating of the device, although having the gate drive adjust for the current would be attractive and easy and could be performed in a feed-forward manner. Here, the same values were used for both gate drives, although they could be tuned independently.
Low values of the gate resistor may led to wide variations in the voltage sharing, as a small timing error with a high dv/dt leads to a very large voltage error. This would then require the clamping function to be applied to some and not other devices, as seen in Figs. 8-10. Significant sharing errors can then remain and the temporary clamp will have to remove them. Having the overshoot clamp work on each device (Figs. 11-14 ) retains symmetry and balanced switching losses, which is a better approach, at the cost of increased losses.
At turn off, with no active control of the switching, the variations in the delay time cause a voltage imbalance when connected in series. The feedback of Miller capacitance in the SiC MOSFET is very large at low voltages (Table I) , and variations in this between similar devices will cause delay variations. The preconditioning step reduces this effect and improves the voltage sharing. At turn on, the voltage sharing is near ideal, as the SiC MOSFET capacitances dominate, and the voltage on each device is similar following the temporary clamp action. Exercising control during the switching edges would be attractive, and potentially useful in reducing EMI as well as improving sharing, but would require a sophisticated gate drive [10] .
The physics of the voltage sharing when the SiC MOSFETs are off needs further consideration. The difference in the leakage currents between the SiC MOSFETs will charge or discharge the junction capacitances, so it is a self-stabilising system. Clearly differences in temperature will lead to differences in the voltages over a long period. Thus keeping the series connected devices subject to similar conditions is important when avoiding additional voltage sharing components.
VI. CONCLUSIONS
Here we address the differences in delay time and the ringing after the current fall. Both are successfully mitigated in series connected SiC MOSFETs by using the active voltage control method for preconditioning and voltage clamping. The SiC MOSFET has excellent properties for control during switching. The low g fs compared to the Si IGBT or Si MOSFET means that some compromises must be made in speed and controllability and the methods proposed here give some flexibility. The SiC MOSFET is suited to overshoot clamping from the gate and this has attractive features in terms of reducing ringing following the switching instant. The SiC MOSFETs have no passive voltage sharing components and the voltage ringing is in phase across each MOSFET reducing the immediate problems of voltage sharing.
Nonetheless ringing is unattractive and could cause issues as the series string is extended and the voltage ringing increases proportionately. Reducing the overshoot voltage serves to slow the di/dt and takes energy out of the ringing system at the critical peak voltage, reducing the ringing voltage magnitude. Differences in the state of the SiC MOSFETs following the current fall are then resolved by the temporary clamp. Thus turn on from balanced voltages with SiC freewheel diodes is near ideal, as the current is commutated to the SiC MOSFETs in a near perfect manner, under gate control. Maintaining the voltage balance as closely as possible maximises the available headroom compared to the ratings if anything were to go slightly wrong and removes the need to have additional voltage sharing passive components. If the voltages are found to stray from perfect sharing, the clamp can be reapplied [8] .
